Job Description
Position: PCB Layout Engineer
\n
Location: Maynard, MA – Onsite
\n
Experience: 10+ years
\n
\n
We are looking for an experienced PCB Layout Engineer with a strong, recent hands-on background who can contribute as an individual contributor and work on leading-edge optical communication products.
\n
Key Responsibilities
\n
- \n
- Develop PCB and package substrate layouts for advanced optical communication products.
- Ensure designs comply with IPC standards, internal design practices, and fabrication capabilities.
- Collaborate with Electrical, Mechanical, Thermal, Signal Integrity, Power Integrity, and Manufacturing teams.
- Work closely with PCB fabricators and substrate vendors to resolve DFM issues.
- Support complex high-density and high-speed PCB/substrate designs.
\n
\n
\n
\n
\n
\n
Required Skills
\n
- \n
- Bachelor’s degree or equivalent certification with 10+ years of relevant PCB board and/or package substrate layout experience.
- Expert-level experience with Cadence Allegro PCB Design tools.
- Strong hands-on experience with high-density, high-speed PCB and substrate designs.
- Experience with HDI, stacked micro-vias, sequential lamination, and fine-pitch BGA technologies.
- Experience designing complex multilayer, high-density organic substrates and advanced component packages.
- Understanding of transmission-line layout geometries including microstrip, stripline, and CPW.
- Experience with compact, low-voltage/high-current multiphase DC-DC power converter layouts for processors and GPUs.
- Strong knowledge of PCB fabrication, assembly, DFM, and manufacturing tolerances.
- Experience delivering high-volume, high-reliability communication products.
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
Highly Desired
\n
- \n
- Experience with mSAP PCB layout design.
- Experience with optical pluggable products such as CFP2, QSFP-DD, and OSFP.
- Experience with Cadence SiP tools and substrate layout techniques.
- Experience with Wire Bond component layouts.
- Knowledge of IPC Class 2/3, JEDEC, and related industry standards.
\n
\n
\n
\n
\n
\n